Commit Graph

17 Commits

Author SHA1 Message Date
Mathieu Maret
4aa093034b Page fault: more information 2021-10-27 17:20:28 +02:00
Mathieu Maret
1e7f99a3e2 Correct irq asm handling 2021-10-27 10:52:50 +02:00
Mathieu Maret
3fb667d62e Core exception handling w or wo err code 2021-10-27 10:13:11 +02:00
Mathieu Maret
75dbbdb53b Wrap IRQ, Exception, cpu_context to be ready for user
Fix ASM where ebp was push 2 times.
One by pushw ebp
One by pushal later
2021-10-27 00:14:22 +02:00
Mathieu Maret
8f6f6cf471 WIP: add TSS management 2021-10-25 21:29:18 +02:00
Mathieu Maret
5c7242e4dc Use ASM exception wrapper 2021-10-08 16:42:32 +02:00
Mathieu Maret
4e14b05f72 irq handler get complete CPU state in arguments 2021-10-08 15:30:08 +02:00
Mathieu Maret
d2417ef349 esp and ss are push for x86_64 2021-10-08 12:01:57 +02:00
Mathieu Maret
ddc0c4c84a Wrap IRQ with ASM 2021-10-08 11:24:02 +02:00
Mathieu Maret
4887984322 Thinner phy page pre-booking 2021-04-10 00:24:02 +02:00
Mathieu Maret
8c0c61c099 Pagefault handler never come back 2021-04-09 20:45:40 +02:00
Mathieu Maret
ede53ae4f9 VGA renaming 2021-01-25 14:00:06 +01:00
Mathieu Maret
bea3449b11 Implement vsnprintf and use it 2021-01-24 23:51:21 +01:00
Mathieu Maret
9815cc062f Multiple page allocation 2020-08-28 22:40:21 +02:00
Mathieu Maret
a96fded645 fix general purpose reg order in cpu_state 2020-05-03 23:11:14 +02:00
Mathieu Maret
c65c7bb7b0 More more stuff in arch subdir 2020-04-29 23:07:01 +02:00
Mathieu Maret
e51314ffac organize by arch 2020-04-27 23:45:38 +02:00